## May revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. Important Note: 1 ... On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

## M.Tech. Degree Examination, Dec.2014/Jan.2015 Low Power VLSI Design

Max. Marl Time: 3 hrs. Note: Answer any FIVE full questions. Explain the CMOS leakage currents. (08 Marks) What are basic principles of low power design? Drawthe energy band diagram of an unbiased MIS diode. (04 Marks) With usual notations show that the short circuit power dissipation in a CMOS inverter is 2 given by,  $P_{SC} = \frac{\beta}{\lambda_2} (V_{DD} - V_{tt})^3 \frac{\tau}{T}$ (08 Marks) Explain the merits and demerits of SPICE power analysis (08 Marks) b. Explain hwo to calculate the internal switching energy. (04 Marks) Explain the steps involved in event driven gate level power simulation. 3 (06 Marks) Explain the architectural level power model based on activities. (08 Marks) Explain Monte-Carlo simulation. Derive the expression for number of sample to stop simulation. (06 Marks) Along with expression, explain work evel and bit-level statistics. (08 Marks) If P(a), P(b) and P(c) are input static probabilities, find the output static probability of y = ab+c by using Shannon's decomposition method (08 Marks) Define signal entropy. (04 Marks) Explain sizing an inverter chain with relevant figures and expressions. (10 Marks) 5 a. Explain transister in twork restructuring. (10 Marks) b. Explain Businers encoding with suitable diagram. a. (10 Marks) Explain transition analysis of state encoding with example. (10 Marks) b. Explain basics of precomputation logic with example. (10 Marks) What are design issues in precomputation logic techniques? (10 Marks) Write short notes on: Low power bus. a.

- Charge recycling bus.
- Single driver versus distributed buffers.
- Design trade offs in state machine encoding.